Abstract-This project is aimed to develop the layout for the analog signal path of a 4 transistor pixel CMOS image sensor using EDA tools in standard 0.13µm Silterra fabrication technology. The sub-circuit blocks that define the analog inputoutput path consists of the 320× ×240 pixel array, 320 column parallel correlated double sampling circuits, an output buffer amplifier and all associated bias circuitry. Each pixel size has a dimension of 10µm × 10µm. The pixel's frame rate is targeted to be 120 frames per second (fps) working in a QVGA picture format (320×240 pixels). From simulation, the illumination range of 0.01 lux to 0.25 lux has been tested and shows only a 2.8% error from the ideal output linearity.
INTRODUCTION
At present, there are types of electronic cameras with resolution and picture quality that is steadily improving. They are based on either CCD technology or CMOS Image Sensor (CMOS IS) technology [1] . Although the images captured using a CCD device produces higher quality pictures, nevertheless innovation in the design of CMOS have today produce pictures equal in quality to their CCD counter parts [2] . This is due not only to the new CMOS IS process, but also to the flexibility in designing a CMOS pixel with added circuitry to enhance picture quality [3, 4] .
An IC fabrication facility invents it's own proprietary CMOS IS process by initially fabricating a CMOS image sensor in its existing standard CMOS process. The CMOS IS technology allows smaller pixels to be realized while suppressing dark current noise to almost a negligible level. This is achieved through fabrication of a PIN photodiode structure in each pixel [5] . The CMOS IS process includes several process steps in order to allow fabrication of this structure in its pixels.
Silterra, one of the leading fabrication facilities in Malaysia has no CMOS IS process at present. Thus, this work aims to develop a 340 × 240 imaging array operating at 120fps using Silterra's 0.13μm standard CMOS process as a preliminary for a proposal to Silterra to setup its own proprietary CMOS IS process in Malaysia. In this project, the analog input-output path of a 4T CMOS image sensor is being developed. The pixel size is 10µm × 10µm with a frame rate of 120fps, which exceeds the standard 4K video rate. In fact, this frame rate is used by high end mobile phones to market their cameras as high speed cameras that are capable of capturing slow motion video. The blocks will be simulated, laid out and verified. Details on the design such as pixel timing are presented.
II. ANALOG SIGNAL PATH CIRCUIT DESIGN
The design, simulation and layout of a unit pixel and unit noise canceller is presented in this section. The layout of the pixel and noise canceller unit cell is done carefully as it is used to design the final layout of the 320×240 imaging array and column parallel noise canceller circuit which define the main blocks in the CMOS image sensor's analog signal path.
A. Overview
The circuit blocks that make the architecture of a CMOS image sensor consists of the Vertical and Horizontal Scanners, Pixel Driver, Timing Generator, Pixel Array, Noise Canceller, Output Buffer and associated Bias Generators [2, 3] . Figure 1 shows the block diagram of our proposed CMOS Image Sensor to be targeted for a standard 0.13μm CMOS process. These blocks can further be classified into digital and analog blocks. The digital blocks are responsible to control the image sensor and consists of the scanners and timing generator circuits. On the other hand, the analog blocks make which make up the analog signal path consists of the pixel array, noise canceller and the output buffer.
In this work, we concentrate on the design, simulation and lay out of the analog path which consists of an array of 320 × 240 pixels (QVGA picture format), a 320 × 1 column parallel noise canceller array and an output buffer amplifier. The pixel's size is large, 10µm × 10µm because of the high 120fps frame rate targeted. The digital blocks are done in two other separate work.
B. Pixel Design and Simulation Results
The schematic of the proposed 4T pixel is shown in Figure  2 . It consists of four transistors, the transfer gate transistor M1, reset transistor M2, a source follower M3 and M6 and a switch M4. M6 and M5 constitute a current mirror that is common to 240 pixels in a row and not considered part of the pixel. It is used to bias the in pixel source follower and is not counted as part of a pixel unit cell. The power supply to the pixel is 3.3V. The input photo current is labeled I PD while the output is labeled V out . A transient simulation of the pixel is done to obtain the values of V out in correspondence to the input photocurrent range. The actual timing diagram used for the simulation is shown in Figure 3 . In one accumulation cycle, initially signal V RST is pulsed high to reset the photodiode to V DD . Once light is incident on the photodiode, it generates photocurrent that discharges the photodiode's capacitance, C PD and the voltage across the photodiode starts to fall. At the end of the pixel's accumulation cycle, signal V Tx is pulsed high in order to transfer the collected photo charge into the gate of M 3 (source follower input). Note that signal V S is always held high during this time in order to read out the reset value of the pixel and the accumulated photo charge of the pixel. For simulation, the photocurrent value is changed from 0.1nA to 25nA which corresponds to 0.01 lux to 0.25 lux of light intensity [6] . The accumulation time (time between V RST high and V Tx high is 0.6μs for a frame rate of 120fps is simulated. The results are shown in Figure 4 . It is observed that the output voltage drops linearly when the photocurrent is increased from 1nA to 25nA shown by the Ideally Linear approximation line. However, true linearity lies between the photo current of 2.5nA to 15nA where the output voltage drops from 1.4V to 0.35V. In this region, the error is approximately 2.8%.
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C. Figure 5 shows the schematic of the proposed noise canceller circuit. To cancel reset noise, Correlated Double Sampling is used in a noise canceller circuit. Its operation is verified using transient simulation with the timing diagram shown in Figure  6 . It shows V pixel as the raw output of a pixel that is fed into node V in of the noise canceller ( Figure 5 ). N R and N S are signals used to transfer the reset and raw signal values to capacitors C 1 and C 2 , respectively. During read out operation, N R is pulsed high to transfer the pixel's reset value to capacitor C 1 . Following this operation is the pulsing of N S high to transfer the value of the pixel's raw signal which includes reset noise to capacitor C 2 . Simple circuit analysis shows that the output of the noise canceller is given as … (1) The total time for noise cancelling is designed to be 1.6µs for a frame rate of 120fps. A parametric simulation was conducted by changing the photo current with similar value used in the pixel simulation with the Noise Canceller attached to the output of the pixel. A comparison between raw pixel output and noise cancelled output is shown in Figure 7 . 
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III. ANALOG PATH CIRCUIT LAYOUT
The pixel layout is shown in Figure 8 . Two layers of metal is used for connection. The pixel pitch is 10μm × 10μm. The photodiode is fabricated using an enlarged diffusion of transistor M 1 (see Figure 2 ). During layout, the column output line is drawn from the top to bottom of the pixel pitch while the horizontal signal lines are drawn extending from left to right of the pixel pitch. This is to ensure connectivity between pixels when the imaging grid is drawn. The QVGA pixel array is shown in Figure 10 . It is drawn using the instance of the pixel layout. The imaging grid's size for this layout is 3.2mm × 2.4mm corresponding to the 320×240 pixel arrangement in QVGA format. Finally, the layout of the column parallel noise canceller circuit is presented in Figure 11 . It is drawn by taking 320 instances of the noise canceller layout. 
IV. CONCLUSION
Although the accumulation time is short due to the fast frame rate (120fps), small differences in illumination level can be distinguished because of the linearity the output possesses. This is seen in Figure 4 where in this linear region, simulation shows that the error is only 2.8%. According to Figure 7 , the noise canceller achieves an almost perfect linearity with an error of only 0.2%. In conclusion, it is predicted through simulation that a linear output can be achieved with an error of no more than 2.8% when the standard 0.13μm CMOS process is used to design this 120fps QVGA 4T Image Sensor.
